



国际电工委员会电子元器件质量评定体系 (IECQ)
包含电子元器件, 组件, 相关材料及过程
IECQ 规则及详情, 请登陆 www.iecq.org

独立实验室批准证书

IECQ 证书号:	IECQ-L CEP 20.0002	颁发次数:	1	状态:	现行有效
替代:		颁发日期:	2020/09/07	首次发证日期:	2020/09/07
CB 证书号:	IECQ-L 2020.002	有效期至:	2023/09/06		

欧陆埃文思材料科技(上海)有限公司

上海市闵行区江凯路 177 号 2 号楼 201 室
中国

经评定, 认为该组织、设备和规则符合独立实验室组织批准的适用要求, 包括 IECQ 01 基本规则、IECQ 03-6 程序规则“独立实验室评定项目要求”和实施 IECQ 体系下电子元器件检测试验所适用的 ISO/IEC 17025:2017 的要求。

范围:

集成电路及分立器件抗静电、抗门锁能力测试

IECQ 认证机构: 赛宝认证中心

广州市天河区东莞庄路 110 号 (510610)

授权人:



本证书效力应经过颁发本证书的发证机构的持续监督予以维持
本证书可依据 IECQ 认证程序规则及相关方案予以暂停或撤销
本证书应确保完整复制使用
本证书不得转让, 归发证机构管理
验证本证书的状态和真实性可登陆 www.iecq.org 查询



IEC QUALITY ASSESSMENT SYSTEM (IECQ)
covering Electronic Components,
Assemblies, Related Materials and Processes
For rules and details of the IECQ visit www.iecq.org

Certificate of Approval Independent Testing Laboratory

IECQ Certificate No.:	IECQ-L CEP 20.0002	Issue No.:	1	Status:	Current
Supersedes:		Issue Date:	2020/09/07	Org Issue:	2020/09/07
CB Certificate Number:	IECQ-L 2020.002	Expiration:	2023/09/06		

EUROFINS EAG MATERIALS SCIENCES CHINA

Room 201, Building 2, No.177 Jiangkai Road, Minhang, Shanghai
China

The organization, facilities and procedures have been assessed and found to comply with the applicable requirements for Independent Testing Laboratory organization approval, in support of the IECQ system, which is in accordance with the Basic Rules IECQ 01 and Rules of Procedure IECQ 03-6 "Independent Testing Laboratory Assessment Program Requirements" of the IEC Quality Assessment System for Electronic Components (IECQ) and applicable requirements of ISO/IEC 17025: 2017 for the testing of electronic components under the IECQ.

Scope:

Integrated circuits and discrete devices ESD & latch-up test.

Issued by the Certification Body: **China Electronic Product Reliability and Environmental Testing Research Institute (CEPREI)**

110 Dongguan Zhuang Road,
GUANGZHOU 510610
China

Authorised Person:



The validity of this certificate is maintained through on-going surveillance audits by the IECQ CB issuing this certificate.
This Certificate of Conformity may be suspended or withdrawn in accordance with the Rules of Procedure of the IECQ System and its Schemes.
This certificate and any schedule(s) may only be reproduced in full.
This certificate is not transferable and remains the property of the issuing IECQ CB.
The Status and authenticity of this certificate may be verified by visiting www.iecq.org.

附表 3-2:

批准证书附件

名称: 埃文思材料科技(上海)有限公司					
地址: 上海市浦东新区张东路 1387 号 44 栋 102 室					
序号	产品/产品类别	项目/参数		检测标准 (方法) 名称及编号 (含年号)	限制范围 (常规能力) (极限能力)
		序号	名称		
1	集成电路及分立器件 抗静电、抗门 锁能力测试	1	人体模型静电放电敏感度	ANSI/ESDA/JEDEC JS-001 (2017) 人体模型静电放电试验 Mil Std 883-K (2017) Method 3015.9 微电路试验方法标准方法 AEC Q100-002-E(2013) 人体模型静电放电试验 AEC-Q101-001-REV-A(2005) 人体模型静电放电试验	HBM 常规能力 0-4kV 极限能力 8kV 最大支持 768 个 管脚的集成电路
		2	机器模型静电放电敏感度	JESD22-A115-C(2010) 机器模型静电放电试验 ESDA STM 5.2(2012) 机器模型静电放电试验	MM 常规能力 0-0.4kV 极限能力 2kV 最大支持 768 个 管脚的集成电路
		3	器件充电模型静电放电敏感度	ANSI/ESDA/JEDEC JS-002 (2018) 器件充电模型静电放电试验 AEC Q100-011-C1(2013) 器件充电模型静电放电试验 AEC-Q101-005(2005) 器件充电模型静电放电试验	CDM 常规能力 0-0.5kV 极限能力 2kV 最大支持芯片面积 25.4mmx25.4mm
		4	门锁效应敏感度	JEDEC78E (2016) 门锁效应试验	LATCH UP 常规能力 +/-100V,1A 极限能力 +/-30V,5A 最大支持 768 个 管脚的集成电路

引用标准说明: Mil 美国国家军用标准; ESDA 国际静电协会; AEC 国际汽车电子学会; JEDEC 电子元件工业联合会

附表 3-2:

批准证书附件

Lab: Lab: Eurofins EAG Materials Sciences China

Add: Room 201, Building 2, No. 177 Jiangkai Road, Minhang, Shanghai, 201100, P.R. China

No.	Products, Materials	Items, Parameter		Title, Code of specification, standard or method used	Restriction or limitation	Measuring capacity	Note
		No.	Items, Parameter				
1	ESD & LATCH-UP CAPABILITY TEST FOR INTEGRATE CIRCUIT AND COMPONENT	1	Electrostatic Discharge Sensitivity Testing Human Body Model	ANSI/ESDA/JEDEC JS-001 (2017) Mil Std 883-K (2017) Method 3015.9 AEC Q100-002-E(2013) AEC-Q101-001-REV-A(2005)	HBM Restriction 0-4kV Limitation 8kV	768 channel	
		2	Electrostatic Discharge Sensitivity Testing Machine Model	JESD22-A115-C(2010) ESDA STM 5.2(2012)	MM Restriction 0-0.4kV Limitation 2kV	768 channel	
		3	Field-Induced Charge-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components	ANSI/ESDA/JEDEC JS-002 (2018) AEC Q100-011-C1(2013) AEC-Q101-005(2005)	CDM Restriction 0-0.5kV Limitation 2kV	25.4mmx25.4mm	
		4	IC Latch-up Test	JEDEC 78E(2016)	LATCH UP Restriction +/-100V,1A Limitation +/-30V,5A	768 channel	